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ABSTRACT
Major advancements in building general-purpose and customized
hardware have been one of the key enablers of versatility and perva-
siveness of machine learning models such as deep neural networks.
To sustain this ubiquitous deployment of machine learning models
and cope with their computational and storage complexity, several
solutions such as low-precision representation of model parameters
using xed-point representation and deploying approximate arith-
metic operations have been employed. Studying the potency of such
solutions in dierent applications requires integrating them into
existing machine learning frameworks for high-level simulations
as well as implementing them in hardware to analyze their eects
on power/energy dissipation, throughput, and chip area. Lop is a
library for design space exploration that bridges the gap between
machine learning and ecient hardware realization. It comprises a
Python module, which can be integrated with some of the existing
machine learning frameworks and implements various customiz-
able data representations including xed-point and oating-point as
well as approximate arithmetic operations. Furthermore, it includes
a highly-parameterized Scala module, which allows synthesizing
hardware based on the said data representations and arithmetic
operations. Lop allows researchers and designers to quickly com-
pare quality of their models using various data representations and
arithmetic operations in Python and contrast the hardware cost of
viable representations by synthesizing them on their target plat-
forms (e.g., FPGA or ASIC). To the best of our knowledge, Lop is
the rst library that allows both software simulation and hardware
realization using customized data representations and approximate
computing techniques.
1 INTRODUCTION
Advancements in developing high-performance hardware platforms
like GPUs have been a signicant enabler for shifting machine learn-
ing (ML) models, such as neural networks, from rather theoretical
concepts to practical solutions to a wide variety of problems. How-
ever, computational and storage complexity of these models has
forced the majority of computations to be performed on high-end
servers or on the cloud. Meanwhile, the inherent tolerance of many
machine learning models to error and approximation has allowed
researchers to design systems that benet from low-precision and
approximate computing. This not only reduces computation and
storage cost on existing systems, but also enables ecient deploy-
ment of such models on resource-constrained platforms such as
smartphones and embedded systems.
While the majority of machine learning frameworks are widely
used in Python, low-precision and approximate computing tech-
niques are typically implemented in Verilog, VHDL, or C. This has
prevented these techniques from being deployed extensively, espe-
cially in large-scale models such as deep neural networks (DNNs).
Furthermore, training and deployment of complicated machine
learning models using hardware simulation tools is extremely bur-
densome if not impossible. This necessitates redening approxi-
mate computing techniques at a higher level of abstraction for inte-
gration with machine learning frameworks. Besides, some of the
high-level ideas for reducing storage and computational complexity
of deep learning models may not be as eective when implemented
in hardware. This motivates introducing new ows for mapping
high-level ideas into synthesizable hardware for understanding
their actual impact on power, throughput, and area.
Lop is a library that bridges the gap between machine learning
and ecient hardware realization. It allows users to choose from a
variety of data representations and customize the number of bits
used for representing model parameters, intermediate values, etc.
Furthermore, it allows them to choose how arithmetic operations
should be performed on each variable, i.e. the standard for a specic
data representation or an approximate implementation available
in the library. In other words, Lop introduces a new set of tunable
hyperparameters in addition to what machine learning libraries
provide, e.g. number of layers, types of layers, number of units per
layer, and so on. Lop can be used to answer questions such as the
following:
• Using xed-point representation, how many bits are required
to represent weights, biases, and activations in a deep neural
network to reach a target prediction or classication accuracy
[1–3]? How many bits should be used to represent integral and
fractional parts? Can a oating-point representation with fewer
number of bits reach the same level of accuracy? How many bits
should be used to represent exponent and mantissa? How does
xed-point representation compare with oating-point represen-
tation in terms of power/energy consumption, throughput, and
area?
• In a deep neural network, can a layer with lower range of acti-
vation values use fewer bits compared to a layer with a higher
range of activation values [4]? If so, how many bits are required
to represent activations at each layer?
• During training of a deep neural network, will representing
weights and biases with low bit-width during forward pass and
high bit-width during backward pass aect the quality of model
[5, 6]?
• How would converting some pre-trained oating-point weights
to xed-point numbers with a predened bit-width aect pre-
diction accuracy in a deep neural network? Would retraining
using the new representation improve the accuracy loss due to
conversion?
• How would replacing some/all multipliers with an approximate
multiplier aect prediction or classication accuracy? How much
power/energy will be saved by using the approximate multiplier?
The remainder of this paper is organized as follows. Section 2
reviews some of the related work in low-precision computing in
deep neural networks and approximate arithmetic. Next, Section 3
explains some preliminaries and Section 4 details the framework.
After that, Section 5 presents experimental results and nally, Sec-
tion 6 concludes the paper.
2 RELATEDWORK
Designing machine learning models that are ecient in terms of
power/energy consumption, area, and/or memory has been widely
studied in the past few years [7–9]. Having such ecient models
is particularly important for energy- and/or thermal-constrained
devices such as smartphones [10]. Among dierent methods for
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ecient implementation of machine learning models, there has
been a considerable amount of work on using various representa-
tions such as xed-point or low bit-width numbers for deep learning
applications. This includes using low bit-width oating-point repre-
sentation for weights and xed-point representation for activations
[11], dynamic xed-point representation [12, 13], xed-point quan-
tization of clustered weights [14], binary or ternary weights and
activations [1–3, 5, 6], and logarithmic representation [15], to name
but a few.
Looking at this problem from a hardware design point of view,
many researchers have proposed approximate computing tech-
niques for machine learning applications or general-purpose ap-
proximate arithmetic units like multipliers and adders that can
potentially be used in machine learning applications. Gysel et al.
[16] present a framework that can condense a convolutional neu-
ral network by using xed-point representation for weights and
activations. Zhang et al. [17] introduce a framework that can ap-
proximate computation and memory accesses in an articial neural
network by characterizing the impact of dierent neurons on out-
put quality. Shaque et al. [18] introduce an open-source library
of accurate and approximate arithmetic modules and accelerators,
however, their modules are implemented in C and VHDL, which
prevents their seamless integration into existing machine learning
frameworks.
Despite the fact that a lot of work has been done in this area,
there are no libraries that allow design space exploration using var-
ious customizable data representations and approximate arithmetic
operations. Additionally, most of the prior work only compare
dierent representations in terms of storage requirement for saving
weights, not power/energy eciency, throughput, and area of their
hardware realizations. Lop addresses these issues by integrating
various customizable data representations and arithmetic opera-
tions into some of the machine learning frameworks for high-level
simulations and by providing parameterized hardware implementa-
tion of the same data representations and arithmetic operations to
compare designs based on power/energy dissipation, throughput,
and area gures.
3 PRELIMINARIES
In a typical DNN, there are neurons and activation connections
(activations for short) among nodes. A neuron is simply a node
in the underlying graph of the DNN whereas a synaptic connec-
tion is an edge in that graph. Activations carry the output value
of a neuron after the dot product calculation, and application of
the nonlinear activation function. A neuron also receives hidden
variable inputs as weights and biases. These weights and biases
are assigned xed values after the DNN training is completed and
remain xed during the inference. On the other hand, activations
carry a range of values [min, max] over time as a function of the
data that is presented to the inputs of the DNN. Therefore, each
weight, bias, or activation in a trained DNN has either a xed scalar
value assignment or a value range assignment. To avoid using too
many dierent data representations (which can result in a very
high implementation cost due to the need to convert back and
forth among these representations as we do a forward propagation
of input values of the DNN through the network in order to get
the classication or recognition result at the output), one should
preferably partition the set of nodes, connections, weights, and
biases into a small number of dierent domains where within each
domain the choice of data representation and exact vs. approximate
arithmetic operation is xed. In this case, since we need to convert
data representation only when we move data across dierent parts
and since the number of parts is small, the said implementation
cost overhead can be managed. During training of a DNN, weights
and biases will also carry a value range and there are gradients that
contain updates to model parameters during backward propagation.
We will refer to the set of weights, biases, activations, and gradients
as the WBAG set from here on.
4 PROPOSED FRAMEWORK
Fig. 1 demonstrates a high-level diagram of Lop and its interaction
with other libraries and tools. The Python module of Lop, called
LopPy, implements various data representations, including xed-
point and oating-point numbers as well as dierent low-precision
and approximate computing methods, including some of the state-
of-the-art approximate adders, multipliers, and dividers. LopPy
allows these data representations and approximate computing meth-
ods to be integrated into some of the existing machine learning
frameworks in order to study quality of various ML models under
these customized computations. ScaLop is LopPy’s counterpart,
which is implemented in Scala and interacts closely with Chisel [19].
It includes implementation of all data representations and approxi-
mate computing methods available in LopPy, which can be used
to synthesize customized computations on target platforms such
as FPGAs or ASICs. The use of Python and Scala interfaces in Lop
enables a high degree of recongurability, platform-independence,
and programmability.
To illustrate dierent features of Lop throughout the paper, we
train a deep convolutional neural network (DCNN) using single-
precision oating-point values and use dierent data representa-
tions and arithmetic operations to nd an ecient inference engine.
Fig. 2 details the architecture of this DCNN, along with the shape
of dierent layers. The objective of this network is to classify hand-
written digits of the MNIST dataset [20] into one of ten classes.
4.1 Data Representation & Arithmetic
Operations
This section describes details of dierent data representations and
approximate arithmetic operations implemented in Lop. Various
choices of data representations and arithmetic operations may be
used with dierent granularity levels in a machine learning model.
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Figure 1. High-level diagram demonstrating Lop in practice.
Various models (e.g. networks with dierent architectures)
are provided tomachine learning library, candidate data rep-
resentations and arithmetic operations are fed to LopPy, vi-
able congurations for each machine learning model are
found and fed to ScaLop, synthesizable Verilog les are gen-
erated by Chisel, and dierent metrics are produced by syn-
thesis tool for comparing hardware cost.
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Figure 2. DCNN architecture and shape of activations.
Indeed one may use a custom data representation and a correspond-
ing approximate multiplier for the whole DNN or alternatively,
use dierent data representations and mixtures of exact and ap-
proximate computing blocks for dierent parts of the DNN. As an
example of the latter scheme, an 8-bit oating-point representation
and exact multipliers are employed in the rst layer of a DNN, a
12-bit oating-point and truncation-based approximate multipliers
are utilized in the second layer, and so on. Similarly, one may use
8-bit xed-point representation during forward pass and 16-bit
xed-point representation during backward pass of training.
4.1.1 Fixed-Point and Integer Data Representations. Fixed-point
representation breaks down bits into an integral part and a frac-
tional part. A xed-point number can be thought of as an integer
number that is multiplied by a scaling factor. Therefore, basic oper-
ations on xed-point numbers like addition and multiplication are
similar to integer operations, but take scaling factor into account.
This is the main reason that xed-point arithmetic operations are
very ecient in terms of hardware implementation. Integer rep-
resentation is a special case of xed-point where the number of
fractional bits is set to zero.
4.1.2 Floating-Point Data Representation. Floating-point rep-
resentation uses an exponent and a mantissa to dene a number
according to
n =mantissa ∗ baseexponent .
This allows oating-point numbers to have a large dynamic range,
but introduces complications for hardware implementation.
4.1.3 Arithmetic Operations. On top of standard operations for
each data representation, Lop implements approximate arithmetic
operations inspired by some of the existing methods such as the
ones introduced in [21–24]. These operations can be combined
with one of the representations described earlier, assuming that the
approximate computing method is compatible with the representa-
tion. In cases where the work in literature is limited to a specic
bit-width, we have generalized the reported work to account for
arbitrary bit-widths.
4.2 Exploration Strategy
The tunable hyperparameters introduced in Lop include choice of
data representation, number of bits allocated to each eld of data
representation, and choice of arithmetic operations. Among these
hyperparameters, number of bits allocated to the eld that deter-
mines value range of WBAG in the DNN under study (i.e. integral
part in xed-point and exponent in oating-point representation)
can easily be determined based on network simulations. In practice,
the range is usually small, which means only a few bits of the data
representation are needed to precisely capture the range of said
values.
Because customized data representations and approximate arith-
metic methods may be used with dierent granularity levels, values
in a network are partitioned into parts where data representation
and arithmetic operations within each part are the same. For ex-
ample, if a network is being optimized layer-wise, each part will
include the WBAG set of exactly one layer. Evidently, when there is
no need to use dierent representations and arithmetic operations
within two adjacent layers, they can be combined into the same
part. Note that when doing DNN training, each element of the
WBAG set assumes a range of values that must be determined by
doing value dumps of this element as the network is being trained.
On the other hand, the weight and bias elements in the WBAG set
assume predetermined and xed values during the inference and
only the activations exhibit a non-scalar value range, which is itself
determined by dumping activation values for the complete set of
training data (note that gradients do not matter and are ignored
during the inference; so in fact we are only interested in the WBA
set). Table 1 summarizes value ranges for the network of Fig. 2
assuming layer-wise optimization.
Table 1. Value range of weights, biases, and activations in
each layer of the network of Fig. 2
Layer CONV1 CONV2 FC1 FC2
Range [-1.45, 1.15] [-3.33, 2.45] [-9.85, 6.80] [-28.78, 35.76]
Given the value range of each part, one can calculate the number
of bits that are required for representing that range. For example,
to support the value range of the rst fully-connected layer (FC1),
a xed-point representation requires four bits in the integral part
(in a sign-magnitude format). However, because the value range of
partial sums may be greater than the value ranges mentioned in
Table 1, we extend the number of bits to a larger interval to ensure
correct arithmetic operations. As a result, instead of setting the
number of bits for representing the integral part of values in FC1 to
four, the number of bits will be chosen from an interval that is lower
bounded by four, e.g. [4, 7]. We must add to this bit count another
bit to represent the sign. A similar analysis may be performed for
representing the exponent in a oating-point representation.
Unfortunately, the value ranges do not help us determine lower
or upper bounds on the number of bits needed for the part of data
representation that determines the computational accuracy (i.e.
fractional part in the xed-point and mantissa in the oating-point
representation). Therefore, here we resort to enumerating the bit
count of this part of the data representation in some predened
interval, e.g., [4, 12]. We refer to the intervals for dierent parts
of the data representation as bit count intervals or BCIs for short.
It should be noted that using exact or approximate arithmetic op-
erations aects BCIs. For example, an approximate oating-point
multiplier may need a higher number of bits in mantissa to achieve
acceptable classication or prediction accuracy.
To nd the best data representation and arithmetic operation for
each part of the partition, the parts in the DNN are sorted topologi-
cally, starting from the input layer and moving towards the output
layer. After that, the data representation and arithmetic operation
for each part is found according to its BCI such that it minimizes
hardware cost subject to bounded loss in classication or predic-
tion accuracy. Throughout this process, the parts that come before
the part under study are implemented with their optimized data
representation and arithmetic operation while the parts that come
after the part under study are implemented with full precision and
exact operations to ensure they do not introduce additional loss
in classication or prediction accuracy. This process continues till
all parts are optimized. Optionally, a second pass of optimization
can be performed for quality recovery. During this pass, the ob-
jective is to maximize classication or prediction accuracy subject
to bounded increase in hardware cost. Throughout this process,
the parts are optimized in the same order that they were processed
during the rst pass of optimization. The dierence, though, is that
the parts that come after the part under study are implemented
with their optimized representation that was found during the rst
pass of optimization. The bounded increase in hardware cost can be
translated to some constraints on BCIs. For example, the represen-
tation for each part may only use one additional bit compared to the
representation that was found during the rst pass of optimization.
4.3 LopPy
LopPy implements a Numeric class in Python for each of the data
representations described earlier. These representations can be
customized by user in terms of number of bits that are allocated
to a specic representation, e.g. number of bits to represent expo-
nent and mantissa in a oating-point number. The implementation
also includes arithmetic operations such as multiplication/division,
addition/subtraction, exponentiation, comparison, etc. and is com-
patible with both Python 2 and Python 3. Additionally, there are
behavioral implementations of approximate arithmetic modules
that can be combined with one of the data representations. For ex-
ample, a user may choose an 8-bit oating-point representation that
allocates one bit to sign, four bits to exponent, and three bits to man-
tissa. Furthermore, he/she may replace the standard multiplication
and division with an approximate method that is compatible with
oating-point representation, but keep other arithmetic operations
untouched.
All implemented Numeric classes accept strings, oating-point
numbers, and integers in their constructors. This enables using
dierent congurations for representing numbers across layers of
a deep neural network, during forward and backward passes of
training, etc. For example, when two related layers of a deep neural
network are not compatible in terms of data representation or
number of bits per eld, values in the input layer will be converted
to an intermediate oating-point representation and later, to a
representation that is compatible with the output layer.
The following code snippet demonstrates an example of infer-
ence on the network of Fig. 2 with 12-bit and 16-bit xed-point
values for convolutional and fully-connected layers, respectively.
For each representation, the number of integral and fractional bits
is set separately.
from loppy.fixedpoint import *
from loppy.utils import *
# "network" is the trained network of Fig. 2
dtype = FixedPoint
context = {'int_width ' : 4, 'frac_width ' : 8}
for layer in network.layers [0:2]: # CONV layers
layer.params = to_dtype(layer.params , dtype , context)
context = {'int_width ' : 6, 'frac_width ' : 10}
for layer in network.layers [2:4]: # FC layers
layer.params = to_dtype(layer.params , dtype , context)
# forward propagation using new data representations
pred = network.forward(inputs)
There are a few optimizations in LopPy that increase perfor-
mance and reduce memory usage. The rst one is a result of LopPy’s
compatibility with Cython. Cython produces a standard Python
module that can be imported in other modules. However, the origi-
nal Cython-compatible Python module is translated into C, which is
further compiled to machine code, resulting in faster code. Cython
programs usually consume fewer computing resources such as pro-
cessing cycles and memory. On our benchmarks, we achieved 2x
performance improvement by using Cython-generated modules of
our Numeric classes. As a result, a user may use the Python variant
of LopPy for quick and easy development and testing and use the
Cython variant in production code.
Another performance advantage comes from the use of __slots__
for dening instance variables. This restricts the valid set of at-
tributes to the ones listed in __slots__ and therefore, allows e-
cient storage of attributes in an array. It has been shown that using
__slots__ can increase performance by 15-30% [25]. Addition-
ally, using __slots__ leads to a low, predictable memory usage,
which is in contrast to using a __dict__ that is the default way
of storing instance variables in Python. It has been shown that
using __slots__ can improve memory footprint by around 70%
compared to using __dict__ [26].
It is worth mentioning that application of LopPy goes beyond
machine learning. For example, a user that has used SciPy to solve
a problem in signal processing, image processing, or linear algebra
may use LopPy to see how an objective is aected when a dierent
data representation or an approximate computing technique is
applied.
4.4 ScaLop
ScaLop has a similar implementation to LopPy, but is used for hard-
ware design and analysis. It denes the same data representations
and approximate computing methods in such a way that is com-
patible with Chisel. While the majority of prior work compare
various data representations in terms of memory requirement for
storing weights, ScaLop allows full comparison of various cong-
urations in terms of power consumption, throughput, and area
due to its seamless integration into existing systems implemented
in Chisel. One of the advantages of Chisel that makes it suitable
for our framework is its automatic width inference. Automatic
width inference allows users to modify bit-width of data repre-
sentation without needing to manually modify other dependent
modules. Furthermore, FIRRTL, the intermediate representation
that is generated during RTL generation, can introduce a great
degree of compile-time recongurability. Additionally, Chisel can
generate both synthesizable Verilog les for synthesis on target
platforms and C++ representation of circuits for fast simulations
using Verilator [27].
The following code snippet illustrates an example of dening a
processing element (PE) that consists of a multiplier and an adder
in which inputs and outputs are xed-point numbers with six bits
in integral part and eight bits in fractional part. These arithmetic
operations may be replaced with another data representation or
approximate arithmetic unit that is available in the library.
import chisel3._
import chisel3.util._
import scalop .{FixedMul , FixedAdd}
class PE(width : Int) extends Module {
/* define primary inputs/outputs here */
// Multiplier
val mul = Module(new FixedMul(6, 8)).io
/* connect input/output ports */
// Adder
val add = Module(new FixedAdd(6, 8)).io
/* connect input/output ports */
/* assign output(s) */
}
It should be noted that one may integrate ScaLop modules into an
existing Verilog design without having the design implemented in
Chisel. Verilog les for standard and approximate operations can be
generated using Chisel and replaced with corresponding modules in
Verilog design. As a result, ScaLop may be used directly in existing
Chisel projects or indirectly, through generation of Verilog modules,
into existing Verilog designs.
It is worth mentioning that Chisel is a high-level language that
may not create the most ecient Verilog implementation. As a
result, the estimated hardware cost is an upper bound and the
user may need to ne tune the Verilog code to achieve higher
power/energy eciency, increased throughput, and lower area.
4.5 Extending Lop
Lop allows users to easily dene new data representations and
arithmetic operations. For example, suppose that a user wants
to implement a neural network where weights and activations
are 0/1 binary values and multiply operations are replaced with
XNOR, e.g. a network similar to [1]. Because existing libraries
implement operations such as two-dimensional convolutions using
multiply and add operations, the user needs to dene convolutions
from scratch to use XNOR instead of multiplication. This includes
transforming inputs into a Teoplitz matrix, implementing dierent
strides and paddings, etc.
Lop provides a simple solution to this problem where the user
can dene a new data representation based on xed-point repre-
sentation in which the number of integral bits is one and there
are no fractional bits, hence achieving binary values. Furthermore,
the multiply operation is overridden to implement XNOR instead
of multiplication. As a result, when a machine learning library
applies a multiplication within convolution operation, XNOR is
called under the hood. Therefore, the user may use functionalities
of the machine learning library without redening basic operations.
The following code snippet illustrates one such implementation.
from loppy.fixedpoint import *
class BinXNOR(FixedPoint):
# create a new object and initialize it here
def __mul__(self , other):
# create "res" object with the same context as self
res._num = self._num ^ other._num # XOR
res.__invert__ () # NOT
return res
# Python 's built -in NOT calculates 1's complement
def __invert__(self):
self._num = 1 - self._num
5 EXPERIMENTAL RESULTS
5.1 Software Simulation
The trained model of Fig. 2 is able to classify test data with 99.1%
accuracy using single-precision oating-point values. This classi-
cation accuracy is considered as baseline and all other accuracies
are normalized to this value for easier comparison. This section ex-
plains how other data representations and approximate arithmetic
operations may be used to design an ecient inference engine
for this network. Table 2 summarizes data representations and
approximate computing methods used in this section.
Table 2. Summary of notation
Notation Description
FL(e, m) Floating-point representation with e exponent bits and m mantissa bits.
I(e, m) Similar to FL(e, m), but with approximate multiplier based on [22].
FI(i, f) Fixed-point representation with i integral bits, and f fractional bits.
H(i, f, t) Similar to FI(i, f), but with approximate multiplier of width t based on [21].
Table 3 summarizes normalized classication accuracy for some
of the explored customized computations based on oating-point
representation. It includes representations with dierent bit-widths
in each layer of the network and other congurations where some
or all multiply operations are replaced with approximate multipliers.
Those customized computations that achieve the same classication
accuracy as baseline, i.e. 100% relative accuracy, are selected for
hardware realization in the next step.
Table 3. Classication accuracy for dierent customized
computations based on oating-point representation
Layers Relative Accuracy
CONV1 CONV2 FC1 FC2
FL(4, 8) FL(4, 9) FL(4, 8) FL(4, 9) 98.98%
FL(4, 9) FL(4, 9) FL(4, 9) FL(4, 9) 100%
I(4, 8) I(4, 9) I(4, 8) I(4, 9) 94.90%
I(4, 9) I(4, 9) I(4, 9) I(4, 9) 94.90%
I(5, 10) I(5, 10) I(5, 10) I(5, 10) 100%
Similarly, Table 4 summarizes normalized classication accu-
racy for some of the explored customized computations based on
xed-point representation. Among customized computations that
meet baseline classication accuracy, FI(6, 8) has the lowest num-
ber of bits and does not have complications such as leading-one
detector and barrel shifter that is used in [21]. As a result, this data
representation is selected for hardware realization in the next step.
Table 4. Classication accuracy for dierent customized
computations based on xed-point representation
Layers Relative Accuracy
CONV1 CONV2 FC1 FC2
FI(5, 8) FI(5, 8) FI(6, 8) FI(6, 8) 98.98%
FI(6, 8) FI(6, 8) H(8, 8, 14) H(8, 8, 14) 100%
H(6, 8, 12) H(6, 8, 12) H(8, 8, 14) H(8, 8, 14) 100%
FI(6, 8) FI(6, 8) FI(6, 8) FI(6, 8) 100%
5.2 Hardware Realization
To compare hardware cost of various implementations using dif-
ferent data representations and arithmetic operations, we take a
similar approach to [28] where the deep neural network is mapped
to a set of processing elements (i.e. the datapath) and proper con-
trol signals are generated to schedule computations on PEs. The
dierence, though, is that our implementation consists of 500 PEs
where the multiplier and adder inside the PE operate on customized
data representations and may be exact or approximate. The target
FPGA is part of Arria 10 family, which includes 427,200 adaptive
logic modules (ALMs), 55,562,240 bits of block RAM, and 1518 DSP
blocks.
Table 5 compares hardware cost of implementing this datap-
ath using dierent data representations and approximate arith-
metic operations that were found viable in the previous section
(Tables 3 and 4). The representation shown in the table is used for
all layers of the network. The table also includes two baseline imple-
mentations using single-precision and half-precision oating-point
representations, respectively (oat32 and oat16).
There are a few interesting conclusions that can be made from
Table 5. First of all, it shows the potential of Lop in integrating
Table 5. Hardware Cost of Various Implementations
Representation ALMs DSPs Clock Power Energy Eciencycount (util. factor) count (util. factor) (MHz) (W) (Gops/J)
oat32 209,805 (49%) 500 (33%) 94.41 12.38 3.81
oat16 101,644 (24%) 500 (33%) 113.86 7.30 7.80
FL(4, 9) 93,500 (22%) 500 (33%) 115.89 6.68 8.67
I(5, 10) 92,111 (22%) 0 (0%) 116.80 6.28 9.30
FI(6, 8) 15,452 (4%) 500 (33%) 201.13 4.90 20.52
approximate computing techniques into large-scale systems. The
I(5, 10)-based realization of the said datapath achieves the baseline
accuracy without using any DSP blocks from the FPGA and con-
sumes 50% and 14% less power compared to single-precision and
half-precision oating-point baselines, respectively. While refer-
ence [22] shows the eectiveness of this approximate computing
method in smaller benchmarks, Lop allows using it in a convolu-
tional neural network, which has a much more complicated design.
Moreover, the I(5, 10)-based realization has a peak clock speed that
is 24% and 3% higher than the said baselines, respectively. The
reported data shows that the I(5, 10)-based realization achieves an
overall energy eciency (e.g., MIPS/Watt or ops/Joule) increase of
144.09% and 19.23% over the baseline implementations, respectively.
Second, it can be observed that the xed-point representation FI(6, 8)
consumes about half to one third power compared to baseline im-
plementations, can operate twice as fast, and utilizes considerably
fewer ALMs. Additionally, it improves energy eciency by 438.58%
and 163.08% compared to the baselines. However, compared to
I(5, 10), it requires 500 DSP blocks, which may be considered as
a disadvantage. Finally, FL(4, 9) can improve power consumption
by 46% and 9% compared to single-precision and half-precision
oating-point, respectively, while it achieves the same prediction
accuracy. Additionally, for this representation, the number of ALMs
and clock frequency is slightly better than those of half-precision
oating-point representation.
This information can be used to decide the appropriate data
representation and approximate computing methods based on a
platform’s available resources. For example, if a platform has a
limited number of DSP blocks, then I(5, 10) is a good choice be-
cause it is a multiplier-free implementation. On the other hand,
if power consumption, throughput, and consumed ALMs are of
higher importance, a xed-point representation is preferred. Fi-
nally, if oating-point representation is desired, then FL(4, 9) has
the lowest number of bits that can achieve baseline classication
accuracy.
6 CONCLUSION
In this work, we presented Lop, a library for cross-dimensional
comparison of deploying dierent customized data representation
and approximate computing techniques. Lop consists of a Python
module, called LopPy, that allows design space exploration by us-
ing various data representations and approximate computing tech-
niques. The counterpart of LopPy for hardware analysis, called
ScaLop, is compatible with Chisel and allows designers to compare
the hardware cost of their designs for congurations that are found
viable by using LopPy. The use of Python and Scala interfaces in
this framework enables a high degree of recongurability, platform-
independence and programmability. While Lop is mainly targeted
at machine learning applications, it can be used in a wide variety of
applications that involve low-precision and approximate computing
such as near-sensor computing.
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